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Abstract
Dedicating more silicon area to single thread perfor-
mance will necessarily be considered as worthwhile in fu-
ture – potentially heterogeneous – multicores. In particular,
Value prediction (VP) was proposed in the mid 90’s to en-
hance the performance of high-end uniprocessors by break-
ing true data dependencies.
In this paper, we reconsider the concept of Value Predic-
tion in the contemporary context and show its potential as
a direction to improve current single thread performance.
First, building on top of research carried out during the pre-
vious decade on confidence estimation, we show that every
value predictor is amenable to very high prediction accu-
racy using very simple hardware. This clears the path to
an implementation of VP without a complex selective reis-
sue mechanism to absorb mispredictions. Prediction is per-
formed in the in-order pipeline frond-end and validation is
performed in the in-order pipeline back-end, while the out-
of-order engine is only marginally modified.
Second, when predicting back-to-back occurrences of the
same instruction, previous context-based value predictors
relying on local value history exhibit a complex critical loop
that should ideally be implemented in a single cycle. To
bypass this requirement, we introduce a new value predic-
tor VTAGE harnessing the global branch history. VTAGE
can seamlessly predict back-to-back occurrences, allowing
predictions to span over several cycles. It achieves higher
performance than previously proposed context-based pre-
dictors.
Specifically, using SPEC’00 and SPEC’06 benchmarks,
our simulations show that combining VTAGE and a stride-
based predictor yields up to 65% speedup on a fairly ag-
gressive pipeline without support for selective reissue.
1 Introduction
Multicores have become ubiquitous. However, Am-
dahl’s law [1] as well as the slow pace at which the software
industry moves towards parallel applications advocates for
dedicating more silicon to single-thread performance. This
could be interesting for homogeneous general-purpose mul-
ticores as well as for heterogeneous multicores, as sug-
gested by Hill and Marty in [10]. In that context, archi-
tectural techniques that were proposed in the late 90’s could
be worth revisiting; among these techniques is Value Pre-
diction (VP) [8, 12, 14].
Gabbay et al. [8, 14] and Lipasti et al. [12] independently
proposed Value Prediction to speculatively ignore true data
dependencies and therefore shorten critical paths in compu-
tations. Initial studies have led to moderately to highly ac-
curate predictors [15, 18, 26] while predictor accuracy has
been shown to be critical due to the misprediction penalty
[4, 28]. Said penalty can be as high as the cost of a branch
misprediction, yet the benefit of an individual correct pre-
diction is often very limited. As a consequence, high cover-
age is mostly irrelevant in the presence of low accuracy.
The contribution of this work is twofold: First, we
present a simple yet efficient confidence estimation mecha-
nism for value predictors. The Forward Probabilistic Coun-
ters (FPC) scheme yields value misprediction rates well un-
der 1%, at the cost of reasonably decreasing predictor cov-
erage. All classical predictors are amenable to this level of
accuracy. FPC is very simple to implement and does not re-
quire substantial change in the counters update automaton.
Our experiments show that when FPC is used, no complex
repair mechanism such as selective reissue [24] is needed
at execution time. Prediction validation can even be de-
layed until commit time and be done in-order: Complex and
power hungry logic needed for execution time validation is
not required anymore. As a result, prediction is performed
in the in-order pipeline front-end, validation is performed
in the in-order pipeline back-end while the out-of-order ex-
ecution engine is only marginally modified.
Second, we introduce the Value TAGE predictor
(VTAGE). This predictor is directly derived from research
propositions on branch predictors [21] and more precisely
from the indirect branch predictor ITTAGE. VTAGE is the
first hardware value predictor to leverage a long global
branch history and the path history. Like all other value pre-
dictors, VTAGE is amenable to very high accuracy thanks
to the FPC scheme. VTAGE is shown to outperform previ-
ously proposed context-based predictors such as Finite Con-
text Method [18] and complements stride-based predictors
[6, 8].
Moreover, we point out that unlike two-level predictors
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(in particular, predictors based on local value histories),
VTAGE can seamlessly predict back-to-back occurrences
of instructions, that is, instructions inside tight loops. Prac-
tical implementations are then feasible.
The remainder of this paper is organized as follows. Sec-
tion 2 describes related work. Section 3 motivates the need
to provide high accuracy as well as the interest of having
a global history based predictor. Section 4 discusses the
implications of VP validation at commit time on the out-
of-order engine. Section 5 describes the probabilistic confi-
dence counter saturation mechanism that enables very high
accuracy on all predictions used by the processor. In Sec-
tion 6, we introduce VTAGE and describe the way it oper-
ates. Section 7 presents our evaluation methodology while
Section 8 details the results of our experiments. Finally,
Section 9 provides concluding remarks.
2 Related Work on Value Predictors
Lipasti et al. and Gabbay et al. independently introduce
Value Prediction [8, 12, 13, 14]. The Last Value Prediction
scheme (LVP) was introduced in [12, 13] while [8, 14] pro-
vides insights on the gains that can be obtained from Value
Prediction.
Sazeides et al. refine the taxonomy of Value Predic-
tion by categorizing predictors [18]. Specifically, they de-
fine two classes of value predictors: Computational and
Context-based. These two families are complementary to
some extent since they are expert at predicting distinct in-
structions. On the one hand, Computational predictors gen-
erate a prediction by applying a function to the value(s) pro-
duced by the previous instance(s) of the instruction. For
instance, the Stride predictor [8] and the 2-Delta Stride pre-
dictor [6] use the addition of a constant (stride).
On the other hand, Context-Based predictors rely on pat-
terns in the value history of a given static instruction to gen-
erate predictions. The main representatives of this category
are nth order Finite Context Method predictors (FCM) [18].
Such predictors are usually implemented as two-level struc-
tures. The first level (Value History Table or VHT) records
a n-long value history – possibly compressed – and is ac-
cessed using the instruction address. The history is then
hashed to form the index of the second level (Value Predic-
tion Table or VPT), which contains the actual prediction.
A confidence estimation mechanism is usually added in the
form of saturating counters in either the first level table or
the second level table [19].
Goeman et al. [9] build on FCM by tracking differences
between values in the local history and the VPT instead of
values themselves. As such, the Differential FCM predictor
is much more space efficient and combines the prediction
method of FCM and Stride. D-FCM can be considered as a
tightly-coupled hybrid.
Zhou et al. study value locality in the global value history
and propose the gDiff predictor [27]. gDiff computes the
difference existing between the result of an instruction and
the results produced by the last n dynamic instructions. If a
stable difference (stride) is found, then the instruction result
can be predicted using the results of previous instructions.
However, gDiff relies on another predictor to provide the
speculative global value history at prediction time. As such,
gDiff can be added on top of any other predictor, including
the VTAGE predictor we propose in this paper or an hybrid
predictor using VTAGE.
Similarly, Thomas et al. introduce a predictor that uses
predicted dataflow information to predict values: DDISC
[23]. As gDiff, DDISC can be combined to any other
predictor. For an instruction that is not predictable but
which operands are predictable, DDISC predicts the results
through combining these predicted operands.
The VTAGE predictor we introduce in this work can be
considered as a context-based predictor whose context con-
sists of the global branch history and the path history. As
such, it uses context that is usually already available in the
processor – thanks to the branch predictor – while most pre-
dictors mainly focus on either local or global dataflow infor-
mation, which is not as easily manageable.
3 Motivations
We identify two factors that will complicate the adapta-
tion and implementation of value predictors in future pro-
cessor cores. First, the misprediction recovery penalty
and/or hardware complexity. Second the back-to-back pre-
dictions for two occurrences of the same instruction which
can be very complex to implement while being required to
predict tight loops.
3.1 Misprediction Recovery
Most of the initial studies on Value Prediction were as-
suming that the recovery on a value misprediction is imme-
diate and induces – almost – no penalty [8, 12, 13, 27] or
simply focused on accuracy and coverage rather than ac-
tual speedup [9, 15, 17, 18, 23, 26]. The latter studies were
essentially ignoring the performance loss associated with
misprediction recovery. Moreover, despite quite high cov-
erage and reasonable accuracy, one observation that can be
made from these early studies is that the average perfor-
mance gain per correct prediction is rather small.
Furthermore, Zhou et al. observed that to maximize the
interest of VP, the total cost of recoveries should be as low
as possible [28]. To limit this total cost, one can lever-
age two factors: The average misprediction penalty Pvalue
and the absolute number of mispredictions Nmisp. A very
simple modelization of the total misprediction penalty is
Trecov = Pvalue ∗Nmisp.
3.1.1 Value Misprediction Scenarios
Two mechanisms already implemented in processors can be
adapted to manage value misprediction recovery: Pipeline
2
squashing and selective reissue. They induce very different
average misprediction penalties, but are also very different
from a hardware complexity standpoint.
Pipeline squashing is already implemented to recover
from branch mispredictions. On a branch misprediction, all
the subsequent instructions in the pipeline are flushed and
instruction fetch is resumed at the branch target. This mech-
anism is also generally used on load/store dependency mis-
predictions. Using pipeline squashing on a value mispredic-
tion is straightforward, but costly as the minimum mispre-
diction penalty is the same as the minimum branch mispre-
diction penalty. However, to limit the number of squashes
due to VP, squashing can be avoided if the predicted result
has not been used yet, that is, if no dependent instruction
has been issued.
Selective reissue is implemented in processors to recover
in case where instructions have been executed with incor-
rect operands, in particular this is used to recover from L1
cache hit/miss mispredictions [11] (i.e. load-dependent in-
structions are issued after predicting a L1 hit, but finally the
load results in a L1 miss). When the execution of an instruc-
tion with an incorrect operand is detected, the instruction as
well as all its dependent chain of instructions are canceled
then replayed.
Validation at Execution Time vs. Validation at Com-
mit Time On the one hand, selective reissue must be
implemented at execution time in order to limit the mis-
prediction penalty. On the other hand, pipeline squashing
can be implemented either at execution time or at commit
time. Pipeline squashing at execution time results in a mini-
mum misprediction penalty similar to the branch mispredic-
tion penalty. However, validating predictions at execution
time necessitates to redesign the complete out-of-order en-
gine: The predicted values must be propagated through all
the out-of-execution engine stages and the predicted results
must be validated as soon as they are produced in this out-
of-order execution engine. Moreover, the repair mechanism
must be able to restore processor state for any predicted in-
struction. Prediction checking must also be implemented in
the commit stage(s) since predictors have to be trained even
when predictions were not used due to low confidence.
On the contrary, pipeline squashing at commit results in
a quite high average misprediction penalty since it can delay
prediction validation by a substantial number of cycles. Yet,
it is much easier to implement for Value Prediction since it
does not induce complex mechanisms in the out-of-order
execution engine. It essentially restrains the Value Predic-
tion related hardware to the in-order pipeline front-end (pre-
diction) and the in-order pipeline back-end (validation and
training). Moreover, it allows not to checkpoint the rename
table since the committed rename map contains all the nec-
essary mappings to restart execution in a correct fashion.
A Simple Synthetic Example Realistic estimations of the
average misprediction penalty Pvalue could be 5-7 cycles
for selective reissue1, 20-30 cycles for pipeline squashing
at execution time and 40-50 cycles for pipeline squashing
at commit.
For the sake of simplicity, we will respectively use 5,
20 and 40 cycles in the small example that follows. We
assume an average benefit of 0.3 cycles per correctly pre-
dicted value (taking into account the number of unused pre-
dictions). With predictors achieving around 40% coverage
and around 95% accuracy as often reported in the literature,
50% of predictions used before execution, the performance
benefit when using selective reissue would be around 64
cycles per Kinstructions, a loss of around 86 cycles when
using pipeline squashing at execution time and a loss of
around 286 cycles when using pipeline squashing at commit
time.
Our experiments in Section 8 confirm that when a value
predictor exhibits a few percent misprediction rate on an ap-
plication, it can induce significant performance loss when
using pipeline squashing. Therefore, such a predictor
should rather be used in conjunction with selective reissue.
3.1.2 Balancing Accuracy and Coverage
The total misprediction penalty Trecov is roughly propor-
tional to the number of mispredictions. Thus, if one dras-
tically improves the accuracy at the cost of some cover-
age then, as long as the coverage of the predictor remains
quite high, there might be a performance benefit brought by
Value Prediction, even though the average value mispredic-
tion penalty is very high.
Using the same example as above, but sacrificing 25%
of the coverage (now only 30%), and assuming 99.75% ac-
curacy, the performance benefit would be around 88 cycles
per Kinstructions cycles when using selective reissue, 83
cycles when using pipeline squashing at execution time and
76 cycles when using pipeline squashing at commit time.
In Section 8, we will show that the ranges of accu-
racy and coverage allowed by our FPC proposition are in
the range of those used in this small example. As a con-
sequence, it is not surprising that our experiments con-
firm that, using FPC, pipeline squashing at commit time
achieves performance in the same range as an idealistic 0-
cycle selective reissue implementation.
3.2 Back-to-back prediction
Unlike a branch prediction, a value prediction is needed
rather late in the pipeline (at dispatch time). Thus, at first
1Including tracking and canceling the complete chain of dependent in-
structions as well as the indirect sources of performance loss encountered
such as resource contention due to reexecution, higher misprediction rate
(e.g. a value predicted using wrong speculative value history) and lower
prediction coverage
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Figure 1: Prediction flow and critical paths for different
value predictors when two occurrences of an instruction are
fetched in two consecutive cycles.
glance, prediction latency does not seem to be a concern and
long lookups in large tables and/or fairly complex computa-
tions could be tolerated. However, for most predictors, the
outcomes of a few previous occurrences of the instruction
are needed to perform a prediction for the current instance.
Consequently, for those predictors, either the critical oper-
ation must be made short enough to allow for the predic-
tion of close (possibly back-to-back) occurrences (e.g. by
using small tables) or the prediction of tight loops must be
given up. Unfortunately, tight loops with candidates for
VP are quite abundant in existing programs. Experiments
conducted with the methodology we will introduce in Sec-
tion 7 suggest that for a subset of the SPEC’00/’06 bench-
mark suites, there can be as much as 15.3% (3.4% a-mean)
fetched instructions eligible for VP and for which the pre-
vious occurrence was fetched in the previous cycle (8-wide
Fetch). We highlight such critical operations for each pre-
dictor in the subsequent paragraphs.
LVP Despite its name, LVP does not require the previous
prediction to predict the current instance as long as the ta-
ble is trained. Consequently, LVP uses only the program
counter to generate a prediction. Thus, successive table
lookups are independent and can last until Dispatch, mean-
ing that large tables can be implemented. The top part of
Fig. 1 describes such behavior. Similarly, the predictor we
introduce in Section 6 only uses control-flow information
to predict, allowing it to predict back-to-back occurrences.
The same goes for the gDiff predictor itself [27] although a
critical path may be introduced by the predictor providing
speculative values for the global history.
Stride Prediction involves using the result of the previ-
ous occurrence of the instruction. Thus, tracking the result
of only the last speculative occurrence of the instruction is
sufficient.
The Stride value predictor acts in two pipeline steps, 1)
retrieval of the stride and the last value 2) computation of
the sum. The first step induces a difficulty when the last
occurrence of the instruction has not committed or is not
even executed. One has to track the last occurrence in the
pipeline and use the speculative value predicted for this oc-
currence. This tracking can span over several cycles. The
critical operation is introduced by the need to bypass the re-
sult of the second step directly to the adder in case of fetch-
ing the same instruction in two consecutive cycles (e.g. in a
very tight loop), as illustrated by the central part of Fig. 1.
However, a Stride value predictor supporting the prediction
of two consecutive occurrences of the same instruction one
cycle apart could reasonably be implemented since the sec-
ond pipeline step is quite simple.
Finite Context Method The local value history predic-
tor (nth-order FCM) is a two-level structure. The first-level
consists of a value history table accessed using the instruc-
tion address. This history is then hashed and used to index
the second level table.
As for the Stride value predictor, the difficulty arises
when several occurrences of the same instruction are
fetched in a very short interval since the predictor is indexed
through a hash of the last n values produced by the instruc-
tion. In many cases, the previous occurrences of the instruc-
tion have not been committed, or even executed. The logic
is slightly more complex than for the Stride predictor since
one has to track the last n values instead of a single one.
However, the critical delay is on the second step. The
delay between the accesses to the second level table for two
occurrences of the same instruction should be much shorter
than the delay for computing the hash, reading the value
table and then forward the predicted value to the second in-
dex hash/computation, as illustrated by the bottom part of
Fig. 1. This implies that FCM must either use very small ta-
bles to reduce access time or give up predicting tight loops.
Note that D-FCM [9] and DDISC [23] also require two suc-
cessive lookups. Consequently, these observations stand for
those predictors.
In summary, a hardware implementation of a local his-
tory value predictor would be very complex since 1) it in-
volves tracking the n last speculative occurrences of each
fetched instruction 2) the predictor cannot predict instruc-
tions in successive iterations of a loop body if the body is
fetched in a delay shorter than the delay for retrieving the
prediction and forwarding it to the VPT index computation
step.
Summary Table lookup time is not an issue as long as
the prediction arrives before Dispatch for LVP and Stride.
Therefore, large predictor tables can be considered for im-
plementation. For stride-based value predictor, the main
difficulty is that one has to track the last (possibly specu-
lative) occurrence of each instruction.
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For local value based predictors the same difficulty arises
with the addition of tracking the n last occurrences. More-
over the critical operations (hash and the 2nd level table
read) lead to either using small tables or not being able
to timely predict back-to-back occurrences of the same in-
struction. Implementations of such predictors can only be
justified if they bring significant performance benefit over
alternative predictors.
The VTAGE predictor we introduce in this paper is able
to seamlessly predict back-to-back occurrences of the same
instruction, thus its access can span over several cycles.
VTAGE does not require any complex tracking of the last
occurrences of the instruction. Section 8 shows that VTAGE
(resp. hybrid predictor using VTAGE) outperforms a local
value based FCM predictor (resp. hybrid predictor using a
local value based FCM predictor).
4 Commit Time Validation and Hardware
Implications on the Out-of-Order Engine
In the previous section, we have pointed out that the
hardware modifications induced by pipeline squashing at
commit time on the Out-of-Order engine are limited. In
practice, the only major modification compared with a pro-
cessor without Value Prediction is that the predicted values
must be written in the physical registers before Dispatch.
At first glance, if every destination register has to be
predicted for each fetch group, one would conclude that
the number of write ports should double. In that case the
overhead on the register file would be quite high. The
area cost of a register file is approximately proportional to
(R + W ) ∗ (R + 2W ), R and W respectively being the
number of read ports and the number of write ports [29].
Assuming R = 2W , the area cost without VP would be
proportional to 12W 2 and the one with VP would be pro-
portional to 24W 2, i.e. the double. Energy consumed in the
register file would also be increased by around 50% (using
very simple Cacti 5.3 approximation).
For practical implementations, there exist several oppor-
tunities to limit this overhead. For instance one can limit the
number of extra ports needed to write predictions. Each cy-
cle, only a few predictions are used and the predictions can
be known several cycles before Dispatch: One could limit
the number of writes on each cycle to a certain limit, and
buffer the extra writes, if there are any. Assuming only W2
write ports for writing predicted values leads to a register
file area of 35W
2
2 , saving half of the overhead of the naive
solution. The same saving on energy is observed (Cacti
5.3 estimations). Another opportunity is to allocate physi-
cal registers for consecutive instructions in different register
file banks, limiting the number of write ports on the individ-
ual banks. One can also prioritize the predictions according
to the criticality of the instruction and only use the most
critical one, leveraging the work on criticality estimation of
Fields et al. [7], Tune et al. [25] as well as Calder et al. [4].
Exploring the complete optimization to reduce the over-
head on the register file design is out of the scope of this
paper. It would depend on the precise micro-architecture of
the processor, but we have clearly shown that this overhead
in terms of energy and silicon area can be reduced to less
than 25% and 50% respectively. Moreover, this overhead is
restricted to the register file and does not impact the other
components of the out-of-order engine. Similarly, thanks
to commit time validation, the power overhead introduced
by Value Prediction will essentially reside in the predictor
table.
5 Maximizing Value Predictor Accuracy
Through Confidence
As we already pointed out, the total misprediction recov-
ery cost can be minimized through two vehicles: Minimiz-
ing the individual misprediction penalty and/or minimizing
the total number of mispredictions.
When using the prediction is not mandatory (i.e. con-
trarily to branch predictions), an efficient way to minimize
the number of mispredictions is to use saturating counter to
estimate confidence and use the prediction only when the
associated confidence is very high. For instance, for the
value predictors considered in this study, a 3-bit confidence
counter per entry that is reset on each misprediction leads
to an accuracy in the 95-99% range if the prediction is used
only when the counter is saturated. However this level of
accuracy is still not sufficient to avoid performance loss in
several cases unless idealistic selective reissue is used. To
increase accuracy, Burtscher et al. proposed the SAg con-
fidence estimation scheme to assign confidence to a history
of outcomes rather than to a particular instruction [3]. How-
ever, this entails a second lookup in the counter table using
the outcome history retrieved in the predictor table with the
PC of the instruction. A way to maximize accuracy without
increasing complexity and latency would be preferable.
We actually found that simply using wider counters
(e.g. 6 or 7 bits) leads to much more accurate predictors
while the prediction coverage is only reduced by a fraction.
Prediction is only used on saturated confidence counters
and counters are reset on each misprediction. Interestingly,
probabilistic 3-bit counters such as defined by Riley et
al. [16] augmented with reset on misprediction achieve the
same accuracy for substantially less storage and a marginal
increase in complexity.
We refer to these probabilistic counters as Forward Prob-
abilistic Counters (FPC). In particular, each forward transi-
tion is only triggered with a certain probability. In this pa-
per, we will consider 3-bit confidence counters using a prob-
ability vector v = {1, 116 , 116 , 116 , 116 , 132 , 132} for pipeline
squashing at commit and v = {1, 18 , 18 , 18 , 18 , 116 , 116} for se-
lective reissue, respectively mimicking 7-bit and 6-bit coun-
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ters. This generally prevents all the considered VP schemes
to slow down execution while minimizing the loss of cov-
erage (as opposed to using lower probabilities). The used
pseudo-random generator is a simple Linear Feedback Shift
Register.
Using FPC counters instead of full counters limits the
overhead of confidence estimation. It also opens the oppor-
tunity to adapt the probabilities at run-time as suggested in
[20] and/or to individualize these probabilities depending
on the criticality of the instructions.
Figure 2: (1+N)-component VTAGE predictor. Val is the
prediction, c is the hysteresis counter acting as confidence
counter, u is the useful bit used by the replacement policy.
6 The Value TAgged GEometric Predictor
Branch predictors exploiting correlations inside the
global branch history have been shown to be efficient.
Among these global history branch predictors, TAGE [21]
is generally considered state-of-the-art. An indirect branch
predictor ITTAGE [21] has been directly derived from
TAGE. Since targets of indirect branches are register val-
ues, we have explored the possibility of adapting ITTAGE
to Value Prediction. We refer to this modified ITTAGE
as the Value TAgged GEometric history length predictor,
VTAGE. To our knowledge, VTAGE is the first hardware
value predictor to make extensive use of recent and less re-
cent control-flow history. In particular, PS [15] only uses a
few bits of the global branch history.
As it uses branch history to predict, we expect VTAGE to
perform much better than other predictors when instruction
results are indeed depending on the control flow. Nonethe-
less, VTAGE is also able to capture control-flow indepen-
dent patterns as long as they are short enough with regard to
the maximum history length used by the predictor. In par-
ticular, it can still capture short strided patterns, although
space efficiency is not optimal since each value of the pat-
tern will reside in an entry (contrarily to the Stride predictor
where one pattern can be represented by a single entry).
Fig. 2 describes a (1+N)-component VTAGE predictor.
The main idea of the VTAGE scheme (exactly like the IT-
TAGE scheme) is to use several tables – components – stor-
ing predictions. Each table is indexed by a different num-
ber of bits of the global branch history, hashed with the PC
of the instruction. The different lengths form a geometric
series (i.e. VT1 is accessed with two bits of the history,
VT2 with four, VT3 with eight and so on). These tables
are backed up by a base predictor – a tagless LVP predictor
– which is accessed using the instruction address only. In
VTAGE, an entry of a tagged component consists of a par-
tial tag, a 1-bit usefulness counter u used by the replacement
policy, a full 64-bit value val, and a confidence/hysteresis
counter c. An entry of the base predictor simply consists of
the prediction and the confidence counter.
At prediction time, all components are searched in par-
allel to check for a tag match. The matching component
accessed with the longest history is called the provider com-
ponent as it will provide the prediction to the pipeline.
At update time, only the provider is updated. On either a
correct or an incorrect prediction, c2 and u3 are updated. On
a misprediction, val is replaced if c is equal to 0, and a new
entry is allocated in a component using a longer history than
the provider: All “upper” components are accessed to see if
one of them has an entry that is not useful (u is 0). If none
is found, the u counter of all matching entries in the upper
components are reset, but no entry is allocated. Otherwise,
a new entry is allocated in one of the components whose
corresponding entry is not useful. The component is chosen
randomly.
The main difference between VTAGE and ITTAGE is
essentially the usage: The predicted value is used only if its
confidence counter is saturated. We refer the reader to [21]
for a detailed description of ITTAGE.
Lastly, as a prediction does not depend on previous val-
ues but only on previous control-flow, VTAGE can seam-
lessly predict instructions in tight loops and behaves like
LVP in Fig. 1. However, due to index hash and multiplex-
ing from multiple components, it is possible that its predic-
tion latency will be higher, although this is unlikely to be an
issue since prediction can span several cycles.
7 Evaluation Methodology
7.1 Value Predictors
7.1.1 Single Scheme Predictors
We study the behavior of several distinct value predictors in
addition to VTAGE. Namely, LVP [13], the 2-delta Stride
predictor (2D-Stride) [6] as a representative of the stride-
2c++ if correct or c = 0 if incorrect. Saturating arithmetic.
3u = correct
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Table 1: Layout Summary. For VTAGE, rank is the po-
sition of the tagged component and varies from 1 to 6, 1
being the component using the shortest history length. His-
tory lengths are respectively 2, 4, 8, 16, 32 and 64.
Predictor #Entries Tag Size (KB)
LVP [13] 8192 Full (51) 120.8
2D-Stride [6] 8192 Full (51) 251.9
o4-FCM [18] 8192 (VHT) Full (51) 120.8
8192 (VPT) - 67.6
VTAGE 8192 (Base) - 68.6
6× 1024 12 + rank 64.1
.
based predictor family4 and a generic order-4 FCM predic-
tor (o4-FCM) [18].
One could argue that we disregard D-FCM while it is
more efficient than FCM. This is because VTAGE can be
enhanced in the same way as D-FCM and it would thus be
more just to compare D-FCM against such a predictor rather
than the baseline VTAGE. We leave such a comparison for
future work.
All predictors use 3-bit saturating counters as confidence
counters. The prediction is used only if the confidence
counter is saturated. Baseline counters are incremented by
one on a correct prediction and reset on a misprediction.
The predictors were simulated with and without FPC (See
Section 5). As the potential of VP has been covered exten-
sively in previous work, we limit ourselves to reasonably
sized predictors to gain more concrete insights. We start
from a 128KB LVP (8K-entry) and derive the other predic-
tors, each of them having 8K entries as we wish to gauge
the prediction generation method, not space efficiency. Pre-
dictor parameters are illustrated in Table 1.
For VTAGE, we consider a predictor featuring 6 tables
in addition to a base component. The base component is a
tagless LVP predictor. We use a single useful bit per entry
in the tagged components and a 3-bit hysteresis/confidence
counter c per entry in every component. The tag of tagged
components is 12+rank-bit long with rank varying between
1 and 6. The minimum and maximum history lengths are
respectively 2 and 64 as we found that these values provided
a good tradeoff in our experiments.
For o4-FCM, we use a hash function similar to those de-
scribed in [19] and used in [9]: For a nth order predictor,
we fold (XOR) each 64-bit history value upon itself to ob-
tain a 16-bit index. Then, we XOR the most recent one with
the second most recent one left-shifted by one bit, and so
on. Even if it goes against the spirit of FCM, we XOR the
resulting index with the PC in order to break conflicts as
we found that too many instructions were interfering with
each other in the VPT. Similarly, we keep a 2-bit hysteresis
4To save space, we do not illustrate the Per-Path Stride predictor [15]
that we initially included in the study. Performance were on-par with 2D-
Str.
Table 2: Simulator configuration overview. *not pipelined.
Front End
L1I 4-way 32KB, Perfect TLB; 8-wide fetch (2 taken
branch/cycle), decode, rename; TAGE 1+12 components [21]
15K-entry total, 20 cycles min. mis. penalty; 2-way 4K-entry
BTB, 32-entry RAS;
Execution
256-entry ROB, 128-entry IQ, 48/48-entry LQ/SQ, 256/256
INT/FP registers; 1K-SSID/LFST Store Sets [5]; 8-issue,
8ALU(1c), 4MulDiv(3c/25c*), 8FP(3c), 4FPMulDiv(5c/10c*),
4Ld/Str; Full bypass; 8-wide retire;
Caches
L1D 4-way 32KB, 2 cycles, 64 MSHRs, 4 load ports; Unified L2
16-way 2MB, 12 cycles, 64 MSHRs, no port constraints, Stride
prefetcher, degree 8, distance 1; All caches have 64B lines and
LRU replacement;
Memory
Single channel DDR3-1600 (11-11-11), 2 ranks, 8 banks/rank,
8K row-buffer, tREFI 7.8us; Across a 64B bus; Min. Read Lat.:
75 cycles, Max. 185 cycles.
counter in the VPT to further limit replacements (thus inter-
ference). This counter is incremented if the value matches
the one already present at update time, and decremented if
not. The value is replaced only if the counter is 0.
We consider that all predictors are able to predict instan-
taneously. As a consequence, they can seamlessly deliver
their prediction before Dispatch. This also implies that o4-
FCM is – unrealistically – able to deliver predictions for
two occurrences of the same instruction fetched in two con-
secutive cycles. Hence, its performance is most likely to be
overestimated.
7.1.2 Hybrid Predictors
We also report numbers for a simple combination of
VTAGE/2D-Str and o4-FCM/2D-Str, using the predictors
described in Table 1. To select the prediction, we use a very
simple mechanism: If only one component predicts (i.e. has
high confidence), its prediction is naturally selected. When
both predictors predict and if they do not agree, no predic-
tion is made. If they agree, the prediction proceeds. Our
hybrids also use the prediction of a component as the spec-
ulative last occurrence used by another component to issue
a prediction (e.g. use the last prediction of VTAGE as the
next last value for 2D-Stride if VTAGE is confident). When
a given instruction retires, all components are updated with
the committed value. To obtain better space efficiency, one
can use a dynamic selection scheme such as the one Rychlik
et al. propose. They assign a prediction to one component
at most [17].
For the sake of clarity, we do not study gDiff [27] and
DDISC [23] but we point out that they can be added ”on
top” of any other predictor. In particular, a hybrid of
VTAGE and Stride, which, contrarily to FCM or any hy-
brid featuring FCM, would be feasible.
7.2 Simulator
In our experiments, we use the gem5 cycle-accurate sim-
ulator (x86 ISA) [2]. We model a fairly aggressive pipeline:
4GHz, 8-wide superscalar, out-of-order processor with a la-
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tency of 19 cycles. We chose a slow front-end (15 cycles)
coupled to a swift back-end (4 cycles) to obtain a realistic
misprediction penalty. Table 2 describes the characteristics
of the pipeline we use in more details. As µ-ops are known
at Fetch in gem5, all the width given in Table 2 are in µ-ops,
even for the fetch stage. Independent memory instructions
(as predicted by the Store Set predictor [5]) are allowed to
issue out-of-order. Entries in the IQ are released upon is-
sue (except with selective reissue). Since accuracy is high,
branches are resolved on data-speculative paths [22].
The predictor makes a prediction at Fetch for every µ-
op (we do not try to estimate criticality or focus only on
load instructions) producing a register explicitly used by
subsequent µ-ops. In particular, branches are not predicted
with the value predictor but values feeding into branch in-
structions are. To index the predictors, we XOR the PC of
the x86 instruction left-shifted by two with the µ-op num-
ber inside the x86 instruction to avoid all µ-ops mapping
to the same entry. This mechanism ensures that most µ-
ops of a macro-op will generate a different predictor index
and therefore have their own entry in the predictor. We as-
sume that the predictor can deliver as many predictions as
requested by the Fetch stage. A prediction is written into
the register file and replaced by its non-speculative counter-
part when it is computed. However, a real implementation
of VP need not use this exact mechanism, as discussed in
Section 4.
7.2.1 Misprediction Recovery
We illustrate two possible recovery scenarios, squashing at
commit time and a very idealistic selective reissue. In both
scenarios, recovery is unnecessary if the prediction of in-
struction I was wrong but no dependent instruction has been
issued before the execution of I, since the prediction is re-
placed by the effective result at execution time. This re-
moves useless squashes and is part of our implementation.
For selective reissue, we assume an idealistic mechanism
where repair is immediate. All value speculatively issued
instructions stay in the IQ until they become non specula-
tive (causing more pressure on the IQ). When a value mis-
prediction is found, the IQ and LSQ are searched for depen-
dents to reissue. Ready instructions can be rescheduled in
the same cycle with respect to the issue width.
Yet, even such an idealistic implementation of selective
reissue does not only offer performance advantages. In par-
ticular, it can only inhibit an entry responsible for a wrong
prediction at update time. Consequently, in the case of tight
loops, several occurrences of the same instruction can be in-
flight, and a misprediction for the first occurrence will often
result in mispredictions for subsequent occurrences, caus-
ing multiple reissues until the first misprediction retires.
In any case, the 0-cycle reissue mechanism is overly op-
Table 3: Benchmarks used for evaluation. Top: CPU2000,
Bottom: CPU2006. INT: 12, FP: 7, Total: 19.
Program Input
164.gzip (INT) input.source 60
168.wupwise (FP) wupwise.in
173.applu (FP) applu.in
175.vpr (INT)
net.in arch.in place.out dum.out -nodisp -
place only -init t 5 -exit t 0.005 -alpha t 0.9412
-inner num 2
179.art (FP)
-scanfile c756hel.in -trainfile1 a10.img -trainfile2
hc.img -stride 2 -startx 110 -starty 200 -endx 160
-endy 240 -objects 10
186.crafty (INT) crafty.in
197.parser (INT) ref.in 2.1.dict -batch
255.vortex (INT) lendian1.raw
401.bzip2 (INT) input.source 280
403.gcc (INT) 166.i
416.gamess (FP) cytosine.2.config
429.mcf (INT) inp.in
433.milc (FP) su3imp.in
444.namd (FP) namd.input
445.gobmk (INT) 13x13.tst
456.hmmer (INT) nph3.hmm
458.sjeng (INT) ref.txt
464.h264ref (INT) foreman ref encoder baseline.cfg
470.lbm (FP) reference.dat
.
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Figure 3: Speedup upper bound for the studied configura-
tions. An oracle predicts all results.
timistic because of the numerous and complex steps selec-
tive reissue implies. Our experiments should be considered
as the illustration that even a perfect mechanism would not
significantly improve performance compared to squashing
at commit time as long as the predictor is very accurate.
7.3 Benchmark Suite
We use a subset of the the SPEC’00 and SPEC’06 suites
to evaluate our contributions as we focus on single-thread
performance. Specifically, we use 12 integer benchmarks
and 7 floating-point programs5. Table 3 summarizes the
benchmarks we use as well as their input, which are part of
the reference inputs provided in the SPEC software pack-
ages. To get relevant numbers, we identify a region of in-
terest in the benchmark using Simpoint 3.2. We simulate
5We do not use the whole suites due to some currently missing system
calls in gem5-x86.
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Figure 4: Speedup over baseline for different predictors using the squashing at commit mechanism to recover from a value
misprediction.
the resulting slice in two steps: 1) Warm up all structures
(Caches, branch predictor and value predictor) for 50M in-
structions, then collect statistics (Speedup, coverage, accu-
racy) for 50M instructions.
8 Simulation Results
8.1 Potential benefits of Value Prediction
We first run simulations to assess the maximum benefit
that could be obtained by a perfect value predictor. That is,
performance is limited only by fetch bandwidth, memory
hierarchy behavior, branch prediction behavior and various
structure sizes (ROB, IQ, LSQ).
Fig. 3 shows that a perfect predictor would indeed in-
crease performance by quite a significant factor (up to 3.3)
in most benchmarks.
8.2 General Trends
8.2.1 Forward Probabilistic Counters
Fig. 4 illustrates speedup over baseline using squashing at
commit to repair a misprediction. First, Fig. 4 (a) suggests
that the simple 3-bit counter confidence estimation is not
sufficient. Accuracy is generally comprised between 0.94
and almost 1.0, yet fairly important slowdowns can be ob-
served. Much better accuracy is attained using FPC (above
0.997 in all cases), and translates to performance gain when
using VP. Only milc is slightly slowed down, but this is con-
sidered acceptable as slowdown is smaller than 1%. This
demonstrates that by pushing accuracy up, VP yields per-
formance increase even with a pessimistic – but much sim-
pler – recovery mechanism.
8.2.2 Prediction Coverage and Accuracy
Accuracy of predictions when using FPC is widely im-
proved with accuracy being higher than 0.997 for every
benchmark. This accuracy improvement comes at some re-
duction of the predictor coverage, especially for applica-
tions for which the accuracy of the baseline predictor was
not that high. This is illustrated in Fig. 6 for VTAGE: The
greatest losses of coverage correspond to the applications
that have the lowest baseline accuracy, i.e. crafty, vortex,
gamess, gobmk, sjeng. These applications are also those for
which a performance loss was encountered for the baseline
while no performance is lost with FPC, i.e. crafty, vortex,
gobmk, sjeng. For applications already having high accu-
racy and showing performance increase with the baseline,
coverage is also slightly decreased, but in a more moder-
ate fashion. Similar behaviors are encountered for the other
predictors.
Note that high coverage does not correlate with high per-
formance, e.g. namd exhibits 90% coverage but marginal
speedup since there does not exist potential to speedup the
application slice through Value Prediction (see Fig. 3). On
the other hand, a small coverage may lead to significant
speed-up e.g. h264.
8.2.3 Prediction schemes
Fig. 4 (b) shows that from a performance standpoint, no
single-scheme predictor plainly outperforms the others even
though some benchmarks achieve higher performance with
2D-Stride (wupwise and bzip) or VTAGE (applu, gcc,
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Figure 5: Speedup over baseline for different predictors using selective reissue to recover from a value misprediction.
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Figure 6: Speedup and coverage of VTAGE with and with-
out FPC. The recovery mechanism is squashing at commit.
gamess and h264). This advocates for hybridization.
Nonetheless, if VTAGE is outperformed by computa-
tional predictors in some cases, it generally appears as a
simpler and better context-based predictor than our imple-
mentation of o4-FCM. In our specific case, o4-FCM suffers
mostly from a lack of coverage stemming from the use of a
stricter confidence mechanism and from needing more time
to learn patterns.
8.2.4 Pipeline Squashing vs. Selective Reissue
Fig. 5 illustrates experiments similar to those of Fig. 4 ex-
cept selective reissue is used to repair value mispredictions.
On the one hand, selective reissue significantly decreases
the misprediction penalty, therefore, performance gain is
generally obtained even without FPC because less coverage
is lost due to the confidence estimation scheme. Yet, this re-
sult has to be pondered by the fact that our implementation
of selective reissue is idealistic.
On the other hand, with FPC, we observe that the recov-
ery mechanism has little impact since the speedups are very
similar in Fig. 4 (b) and Fig. 5 (b). In other words, provided
that a confidence scheme such as ours yields very high ac-
curacy, even an optimistic implementation of a very com-
plex recovery mechanism will not yield a significant per-
formance increase. It is only if such confidence scheme is
not available that selective reissue becomes interesting, al-
though Zhou et al. state that even a single-cycle recovery
penalty – which is more conservative than our implemen-
tation – can nullify speedup if accuracy is too low (under
85%) [28].
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Figure 7: Speedup over baseline and coverage of a 2-component symmetric hybrid made of 2D-Stride and VTAGE with FPC.
Squashing at commit is the recovery mechanism.
Lastly, one can observe that performance with selective
reissue is lower than with pipeline squashing at commit in
some cases even with FPC (e.g. art with o4-FCM). This is
due to consecutive mispredictions as discussed in Section 7.
8.3 Hybrid predictors
For the sake of readability, we only report results for the
squashing recovery mechanism, but trends are similar for
selective reissue.
Fig. 7 (a) illustrates speedups for a combination of
VTAGE and 2D-Stride as well as o4-FCM and 2D-Stride.
As expected, simple hybrids yield slightly higher perfor-
mance than single predictor schemes, generally achieving
performance at least on par with the best of the two pre-
dictors. However, improvement over this level is generally
marginal. Also note that computational and context-based
predictors (in particular, VTAGE and Stride) indeed predict
different instructions since coverage is usually increased, as
shown by Fig. 7 (b).
Nonetheless, VTAGE + 2D-Stride appears as a better
combination than o4-FCM + 2D-Stride, in addition to be-
ing simpler to implement.
9 Conclusion
To our knowledge, Value Prediction has not been consid-
ered for current commercially-available microprocessors.
However, as the number of cores in high-end processors
has now reached the 8-16 range, there is a new call for in-
creasing core performance rather than the number of cores.
Given the availability of a large number of transistors, Value
Prediction appears as a good candidate to do so. In this pa-
per, we reconsidered Value Prediction in this new context.
First, we have shown that the use of Value Prediction
can be effective, even if prediction validation is performed
at commit time. Using probabilistic saturating confidence
counters with a low increment probability can greatly bene-
fit any value predictor: A very high accuracy (> 99.5%) can
be ensured for all existing value predictors at some cost in
coverage, using very simple hardware. Very high accuracy
is especially interesting because it allows to tolerate the high
individual average misprediction cost associated with vali-
dation at commit time. In this context, complex recovery
mechanisms such as selective reissue have very marginal
performance interest. In other words, we claim that, granted
a proper confidence estimation mechanism such as the FPC
scheme, state-of-the-art value predictors can improve per-
formance on a fairly wide and deep pipeline while the pre-
diction validation is performed at commit time. In this case,
the Value Prediction hardware is essentially restricted to the
in-order front-end (prediction) and the in-order back-end
(validation and training) and the modifications to the out-
of-order engine are very limited.
Second, we have introduced a new context-based value
predictor, the Value TAGE predictor. We derived VTAGE
from the ITTAGE predictor by leveraging similarities be-
tween Indirect Branch Target Prediction and Value Predic-
tion. VTAGE uses the global branch history as well as
the path history to predict values. We have shown that it
outperforms previous generic context-based value predic-
tors leveraging per-instruction value history (e.g. FCM). A
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major advantage of VTAGE is its tolerance to high latency
which has to be contrasted with local value history based
predictors as they suffer from long critical operation when
predicting consecutive instances of the same instruction.
They are highly sensitive to the prediction latency and can-
not afford long lookup times, hence large tables. On the
contrary, the access to VTAGE tables can span over several
cycles (from Fetch to Dispatch) and VTAGE can be imple-
mented using very large tables.
Through combining our two propositions, a practical hy-
brid value predictor can fairly improve performance while
only requiring limited hardware modifications to the out-of-
order execution engine. Our experiments show that while
improvement might be limited in many applications – less
than 5% on 10 out of 19 benchmarks –, encouraging per-
formance gains are encountered in most applications: From
5% up to 65% on the remaining 9 benchmarks.
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